



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

09/669,034

09/25/2000

Ganesh Subramaniam

042390.P9043

3498

7590

05/05/2006

Mark L Watson
Blakely Sokoloff Taylor & Zafman LLP
Seventh Floor
12400 Wilshire Boulevard
Los Angeles, CA 90025-1026

EXAMINER

PHAN, RAYMOND NGAN

ART UNIT

PAPER NUMBER

2111

DATE MAILED: 05/05/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Part III DETAILED ACTION

Notice to Applicant(s)

1. This action is responsive to the following communications: RCE filed on February 23, 2006.
2. This application has been examined. Claims 1-3, 5, 7-19 are pending.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. § 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-3, 5, 7-19, are rejected under 35 U.S.C. § 103(a) as being unpatentable over Thomas et al. (US No. 5,752,011) in view of Shiell et al. (US N0. 6,138,232).

In regard to claims 1, 8, Thomas et al. disclose a method and system controlling a CPU's clock based on the processor's temperature and activity; artificial activity generator 68 (i.e. activity detector) to generate artificial activity (burst or normal activity signal) within the CPU to minimize the current spikes (i.e. overheat or overload) (see col. 9, lines 23 through col. 10, lines 2); wherein the CPU includes programmable logic array 8 (see col. 6, lines 1-34) to operate as an interrupt handler to control CPU upon receiving an interrupt 18 (see figure 3, col. 4, line 64 through col. 5, line 38). But Thomas et al. do not specifically disclose the first quantity of instruction per cycle in first mode and second quantity of instructions per cycle in second mode. However Shiell et al. disclose the first quantity of instruction per cycle in first mode (i.e. partial mode) and second quantity of instructions per cycle in second mode (i.e. full mode) (see col. 9, lines

25-40). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Shiell et al. within the system of Thomas et al. because it would reduce the power consumption in the computer system.

In regard to claims 2, 15, Thomas et al. disclose wherein the power management logic comprising a thermal sensor 4 (see figure 5); and an interrupt generating hardware 16 coupled to the digital filter, wherein the interrupt generating hardware generates a first interrupt whenever the temperature of the CPU exceeds the predetermined threshold and generates a second interrupt whenever the temperature of the CPU is below the predetermined threshold (see figure 3, col. 7, line 51 through col. 8, line 5). The teaching of digital filter is explicitly known to the teaching of Thomas et al. (see col. 5, line 65 through col. 6, line 17).

In regard to claims 3, Thomas et al. disclose an analog to digital converter coupled between the thermal sensor and the digital filter (see figure 9).

In regard to claim 5, 9, 17, Shiell et al. disclose wherein the power management logic further comprises an instruction execution unit coupled to the interrupt handler (see col. 6, lines 4-50). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Shiell et al. within the system of Thomas et al. because it would reduce the power consumption in the computer system.

In regard to claim 11-14, 18, Thomas et al. disclose wherein the CPU to operate in a full dispersal mode whenever the die temperature is below the predetermined threshold temperature and operates in a single dispersal mode whenever the temperature of the CPU is above the predetermined threshold

temperature (see col. 14, lines 47-67). But Thomas et al. do not specifically disclose the instruction execution unit. However Shiell et al. disclose the instruction execution unit executes the numbers of instruction based on the predetermined frequency from the interrupt (see col. 4, lines 7-58). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Shiell et al. within the system of Thomas et al. because it would reduce the power consumption in the computer system.

In regard to claims 7, 10, 19, Thomas et al. disclose wherein the artificial activity generator causes the CPU artificial activity generator to suspend artificial activity within the CPU whenever the die temperature is above the predetermined threshold temperature (see col. 6, lines 35-67).

In regard to claim 16, Thomas et al. disclose a method and system controlling a CPU's clock based on the processor's temperature and activity, wherein the CPU includes programmable logic array 8 (see col. 6, lines 1-34) to operate as an interrupt handler to control CPU upon receiving an interrupt 18 (see figure 3, col. 4, line 64 through col. 5, line 38); the thermal sensor 4 (see figure 5). But Thomas et al. do not specifically disclose the instruction execution unit indicating execution of first quantity of instruction per cycle in first mode and second quantity of instructions per cycle in second mode. However Shiell et al. disclose instruction execution unit indicating the execution of the first quantity of instruction per cycle in first mode (i.e. partial mode) and second quantity of instructions per cycle in second mode (i.e. full mode) (see col. 9, lines 25-40). Therefore, it would have been obvious to a person of an ordinary skill in the art at the time the invention was made to have combined the teachings of Shiell et al.

within the system of Thomas et al. because it would reduce the power consumption in the computer system.

Conclusion

5. Claims 1-3, 5, 7-19 are rejected.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Raymond Phan, whose telephone number is (571) 272-3630. The examiner can normally be reached on Monday-Friday from 6:30AM- 4:00PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's Primary, Paul Myers can be reached on (571) 272-3639 or via e-mail addressed to paul.myers@uspto.gov. The fax phone number for this Group is (703) 872-9306.

Communications via Internet e-mail regarding this application, other than those under 35 U.S.C. 132 or which otherwise require a signature, may be used by the applicant and should be addressed to [raymond.phan@uspto.gov].

All Internet e-mail communications will be made of record in the application file. PTO employees do not engage in Internet communications where there exists a possibility that sensitive information could be identified or exchanged unless the record includes a properly signed express waiver of the confidentiality requirements of 35 U.S.C. 122. This is more clearly set forth in the Interim Internet Usage Policy published in the Official Gazette of the Patent and Trademark on February 25, 1997 at 1195 OG 89.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 central telephone number is (571) 272-2100.



Raymond Phan
April 27, 2006



MARK H. RINEHART
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100